Chaotic Neuron Models and Their VLSI Circuit Implementations  

Oleh:

Szu, H. H. ; Hsu, C. C. ; Gobovic, D. ; Zaghloul, M.E.

Jenis: Article from Journal - ilmiah internasional
Dalam koleksi: IEEE Transactions on Neural Networks vol. 7 no. 6 (1996), page 1339-1350.
Topik: circuits; chaotic; neuron models; VLSI circuit; implementations

Ketersediaan

Perpustakaan Pusat (Semanggi) Nomor Panggil: II36.1 Non-tandon: 1 (dapat dipinjam: 0) Tandon: tidak ada

Lihat Detail Induk

Isi artikel

The design of a chaotic neuron model is proposed and implemented in a CMOS very large scale integration (VLSI) chip. The transfer function of the neuron is defined as a piecewise linear (PWL) N - shaped function. In this paper, the new concept of the baseline function is introduced. It is the mapping of the neuron state to the neuron output. It is used to control the chaotic behavior of collective neurons. The chaotic behavior is analyzed and verified by Lyapunov exponents. An analog CMOS chip was designed to implement the theory and it was fabricated through the MOSIS program. The measurement diagnoses of the chip is demonstrated.

Opini Anda

Klik untuk menuliskan opini Anda tentang koleksi ini!

Kembali